

FIG. 1




FIG. 3





FIG. 4






FIG. 5




FIG. 7




FIG. 6




FIG. 8




FIG. 9






FIG. 11






FIG. 13






FIG. 15






FIG. 17




FIG. 18




FIG. 19






FIG. 21






FIG. 23






FIG. 25



0966440.092727




FIG. 27





FIG. 28

WIRING LAYER	REFERENCE EXAMPLE	PRESENT INVENTION	PURPOSE OF USING
Mn ⋮ Mm+2 Mm+1	TK TK TK TK TN TN TN TN TK TK TK TK	TK TK TN TK TN TN	CHIP POWER SOURCE LINE SIGNAL LINE SIGNAL LINE
IP CORE Mm ⋮ M2 M1	TN TN TN TN TK TK TK TK TN TN TN TN TN TN TN TN	TK TK TN TN TN TN	CORE POWER SOURCE LINE/ SIGNAL LINE SIGNAL LINE SIGNAL LINE

TK : THICK
TN : THIN

FIG. 29



- IP1, IP2, IP4 :
Mm is used as CORE power source line
- IP3 :
Mm is used as signal line

FIG. 30